

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO |   | FILING DATE    | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.    | CONFIRMATION NO. |  |
|----------------|---|----------------|----------------------|------------------------|------------------|--|
| 10/707,163     |   | 11/25/2003     | Wei-Chih Lai         | 10659-US-PA            | 1162             |  |
| 31561          | 7590  | 09/30/2005     |                      | EXAMINER               |                  |  |
| •              |   | NTELLECTUAL PR | CANNING, ANTHONY J   |                        |                  |  |
|                | 7 FLOOR-1, NO. 100<br>ROOSEVELT ROAD, SECTION 2 |                |                      | ART UNIT               | PAPER NUMBER     |  |
| TAIPEI,        | TAIPEI, 100                                     |                |                      |                        |                  |  |
| TAIWAN         |   |                |                      | DATE MAILED: 09/30/200 | 5                |  |

Please find below and/or attached an Office communication concerning this application or proceeding.

|   | Application No.   | Applicant(s)   | <u> </u> |
|---|---|--|----------|
|   |   | LAI ET AL.   |          |
| Office Action Summary   | 10/707,163<br>Examiner  | Art Unit   |          |
|   | ·   | 2879   |          |
| The MAILING DATE of this communication  | Anthony J. Canning on appears on the cover sheet with   |  | S        |
| Period for Reply  |   |  |          |
| A SHORTENED STATUTORY PERIOD FOR F WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).   | NG DATE OF THIS COMMUNIC<br>CFR 1.136(a). In no event, however, may a re-<br>tion.<br>period will apply and will expire SIX (6) MONT<br>of statute, cause the application to become ABA | ATION.  ply be timely filed  THS from the mailing date of this community  ANDONED (35 U.S.C. § 133). |          |
| Status  |   |  |          |
| 1)  | This action is non-final.  Ilowance except for formal matte   |  | rits is  |
| Disposition of Claims   |   |  |          |
| 4) ☐ Claim(s) 1-12 is/are pending in the application Papers  4a) Of the above claim(s) is/are with 5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-12 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction are subject to restriction are subjected to by the Example 2.  | thdrawn from consideration.  and/or election requirement.   |  |          |
| 10) ☐ The drawing(s) filed on 25 November 200  Applicant may not request that any objection Replacement drawing sheet(s) including the compact of the compa | to the drawing(s) be held in abeyand correction is required if the drawing(s)   | ce. See 37 CFR 1.85(a).<br>s) is objected to. See 37 CFR 1.  | .121(d). |
| Priority under 35 U.S.C. § 119  |   |  |          |
| 12) Acknowledgment is made of a claim for for a) All b) Some * c) None of:  1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International E * See the attached detailed Office action for   | uments have been received.  uments have been received in Ap e priority documents have been to Bureau (PCT Rule 17.2(a)).  | oplication No received in this National Stag   | ge       |
| Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-943) Information Disclosure Statement(s) (PTO-1449 or PTO/Paper No(s)/Mail Date  | 48) Paper No(s  | ummary (PTO-413)<br>)/Mail Date<br>formal Patent Application (PTO-152<br>                            | ?)       |

Application/Control Number: 10/707,163

**Art Unit: 2879** 

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamazaki et al. (U.S. 2002/0005696 A1).
- 3. As to claim 1, Yamazaki et al. disclose an organic light-emitting display (OLED), comprising: a plurality of power line sets isolated from each other (see Fig. 5, items V<sub>n</sub>, V<sub>1</sub>, and V<sub>2</sub>; paragraph 0016), wherein each power line set is coupled to a plurality of secondary power lines (see Fig. 5, items V<sub>b1</sub>-V<sub>b3</sub>; paragraph 0016); and a plurality of voltage terminals (see Fig. 5, where the secondary power lines connect with the power line that is connected to the external power supply, item 116), wherein each voltage terminal is coupled to a center of a power line set, and the voltage terminals are coupled to a power supply (see Fig. 5, item 116; paragraph 0016, the external switching is a power supply), wherein an electric current resulting from a voltage applied to each power line set passes through the secondary power lines into a plurality of corresponding pixels in the organic light-emitting display (see Fig. 5, item 104; paragraph 0017).
- 4. As to claim 2, Yamazaki et al. disclose the OLED of claim 1. Yamazaki et al. further disclose that the pixels are arranged in a pixel array (see Fig. 5, item 104; paragraph 0017).

Application/Control Number: 10/707,163 Page 3

Art Unit: 2879

- As to claim 3, Yamazaki et al. disclose the OLED of claim 1. Yamazaki et al. further disclose that each pixel comprises: a switching transistor (see Fig. 6, item 1701; paragraph 0017) having a first drain terminal (paragraph 0018), a first gate terminal (see Fig. 6, item 1705; paragraph 0018) and a first source terminal (paragraph 0018), wherein the first drain terminal is coupled to a data line and the first gate terminal is coupled to a scan line (paragraph 0018); a driving transistor having a second drain terminal (see Fig. 6, item 1702; paragraph 0017), a second gate terminal and a second source terminal, wherein the second gate terminal is coupled to the first source terminal and the second source terminal is connected to ground (see Fig. 8, item 1923; paragraph 0269); a storage capacitor having a first terminal and a second terminal (see Fig. 6, items, wherein the first terminal is coupled to the first source terminal and the second gate terminal and the second terminal is connected to ground and the second source terminal (see Fig. 5, the lines that 1704 is connected to); and a light-emitting device having an anode and a cathode, wherein the anode is coupled to one of the secondary power lines and the cathode is coupled the second drain terminal paragraph 0020).
- 6. As to claim 4, Yamazaki et al. disclose the OLED of claim 3. Yamazaki et al. further disclose that the switching transistor and the driving transistor comprise thin film transistors (paragraph 0018).
- 7. As to claim 5, Yamazaki et al. disclose the OLED of claim 3. Yamazaki et al. further disclose that the light-emitting device comprises an organic light-emitting diode (paragraph 0005).

Art Unit: 2879

- 8. As to claim 6, Yamazaki et al. disclose the OLED of claim 3. Yamazaki et al. further disclose that the light-emitting device comprises a polymer light-emitting diode (paragraph 0186).
- 9. As to claim 7, Yamazaki et al. disclose an organic light-emitting display (OLED), comprising: a plurality of power line sets isolated from one another (see Fig. 5, items V<sub>n</sub>, V<sub>1</sub>, and V<sub>2</sub>; paragraph 0016), wherein each power line set is coupled to a plurality of secondary power lines (see Fig. 5, items V<sub>b1</sub>-V<sub>b3</sub>; paragraph 0016); and a plurality of voltage terminals (see Fig. 5, where the secondary power lines connect with the power line that is connected to the external power supply, item 116), wherein each voltage terminal is coupled to a power line set, and the voltage terminals are coupled through a conductive material medium to a power supply (see Fig. 5, item 116; paragraph 0016, the external switching is a power supply, if the medium is not conductive then current could not be drawn from the power supply into the device); wherein an electric current resulting from a voltage applied to each power line passes through the secondary power lines into a plurality of corresponding pixels in the organic light-emitting display (paragraph 0219).
- 10. As to claim 8, Yamazaki et al. disclose the OLED of claim 7. Yamazaki et al. further disclose that the pixels are arranged in a pixel array (see Fig. 5, item 104; paragraph 0017).
- 11. As to claim 9, Yamazaki et al. disclose the OLED of claim 7. Yamazaki et al. further disclose that each pixel comprises: a switching transistor (see Fig. 6, item 1701; paragraph 0017) having a first drain terminal (paragraph 0018), a first gate terminal (see Fig. 6, item 1705; paragraph 0018) and a first source terminal (paragraph 0018), wherein the first drain terminal is coupled to a data line and the first gate terminal is coupled to a scan line (paragraph 0018); a

driving transistor having a second drain terminal (see Fig. 6, item 1702; paragraph 0017), a second gate terminal and a second source terminal, wherein the second gate terminal is coupled to the first source terminal and the second source terminal is connected to ground (see Fig. 8, item 1923; paragraph 0269); a storage capacitor having a first terminal and a second terminal (see Fig. 6, items, wherein the first terminal is coupled to the first source terminal and the second gate terminal and the second terminal is connected to ground and the second source terminal (see Fig. 5, the lines that 1704 is connected to); and a light-emitting device having an anode and a cathode, wherein the anode is coupled to one of the secondary power lines and the cathode is coupled the second drain terminal paragraph 0020).

- 12. As to claim 10, Yamazaki et al. disclose the OLED of claim 9. Yamazaki et al. further disclose that the switching transistor and the driving transistor comprise thin film transistors (paragraph 0018).
- 13. As to claim 11, Yamazaki et al. disclose the OLED of claim 9. Yamazaki et al. further disclose that the light-emitting device comprises an organic light-emitting diode (paragraph 0005).
- 14. As to claim 12, Yamazaki et al. disclose the OLED of claim 9. Yamazaki et al. further disclose that the light-emitting device comprises a polymer light-emitting diode (paragraph 0186).

## **Contact Information**

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony J. Canning whose telephone number is (571)-272-2486. The examiner can normally be reached on M-F 8:00-4:30.

Art Unit: 2879

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nimesh D. Patel can be reached on (571)-272-2457. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Anthony Canning
22 September 2005

ASHOK PATEL PRIMARY EXAMINER